



US 20100320534A1

(19) **United States**(12) **Patent Application Publication****Pan et al.**(10) **Pub. No.: US 2010/0320534 A1**(43) **Pub. Date: Dec. 23, 2010**(54) **STRUCTURE AND METHOD FOR FORMING  
A THICK BOTTOM DIELECTRIC (TBD) FOR  
TRENCH-GATE DEVICES**(76) Inventors: **James Pan**, West Jordan, UT (US);  
**Christopher Lawrence Rexer**,  
Mountaintop, PA (US)

Correspondence Address:

**TOWNSEND AND TOWNSEND AND CREW,  
LLP  
TWO EMBARCADERO CENTER, EIGHTH  
FLOOR  
SAN FRANCISCO, CA 94111-3834 (US)**(21) Appl. No.: **12/870,600**(22) Filed: **Aug. 27, 2010****Related U.S. Application Data**(63) Continuation of application No. 12/143,510, filed on  
Jun. 20, 2008, now Pat. No. 7,807,576.**Publication Classification**(51) **Int. Cl.****H01L 29/78** (2006.01)**H01L 21/336** (2006.01)(52) **U.S. Cl.** ..... **257/334; 438/270; 257/E29.262;  
257/E21.41**

(57)

**ABSTRACT**

A semiconductor structure which includes a shielded gate FET is formed as follows. A plurality of trenches is formed in a semiconductor region using a mask. The mask includes (i) a first insulating layer over a surface of the semiconductor region, (ii) a first oxidation barrier layer over the first insulating layer, and (iii) a second insulating layer over the first oxidation barrier layer. A shield dielectric is formed extending along at least lower sidewalls of each trench. A thick bottom dielectric (TBD) is formed along the bottom of each trench. The first oxidation barrier layer prevents formation of a dielectric layer along the surface of the semiconductor region during formation of the TBD. A shield electrode is formed in a bottom portion of each trench. A gate electrode is formed over the shield electrode in each trench.

